ASIA Hybrid Platform

Foldback Current Limiting Design and Optimization for Hot-Swap and E-Fuse ICs

Wenjing Zhang, ON Semiconductor

Basic Info of Wenjing Zhang



Sr. Principal Application Engineer **ON Semiconductor**

PhD in Microelectronics & Solid State Electronics, 2007-2010 Master in Physics, 2004-2007 Bachelor in Mechatronics, 1997-2001

Main Responsibilities

- To carry out the new product definition.
- To provide 2nd level (local expert) technical support.
- To support marketing activities.
- To involve in local design-in activities.
- To make technical documents and training.
- To validate product and generate report.



HotSwap & eFuse

What?

Integrated Overcurrent, Overvoltage, Reverse-Current and Short Protection

Why?

<u>Prevent damage</u> to connectors, PCB traces and downstream components

Where?

Any <u>hot-plug application</u> and any system requiring <u>inrush/outrush current limiting</u>







NCP81295/6 - 12V/50A Hotswap IC from ON Semi



Standard 5mm X 5mm LQFN Package

 $0.65m\Omega$ SenseFET





Soft-start in Applications

Applications

- servers
- storage
- base band unit
- 12V backplanes



 T_{SS} is fixed for certain application condition:

 $\frac{dV_{OUT}}{dT} = constant$

3-stage current limit with different VOUT for SOA operation in soft start.



3-stage Current Limit

3-step current limit strategy: the 3 low levels for SOA operation; the highest level for fully ON DC operation (programmed by external resistor).

CLim	VOUT
CL_LO	VOUT < 40%VIN
CL_HI	40%VIN < VOUT < 80%VIN
CL_MX	VOUT > 80%VIN,





How to define CL_LO/HI/MX



The maximum single pulse power dissipation:

$$Power = \frac{T_{jmax} - T_a}{R(t)}$$



where R(t) is the junction-to-ambient transient thermal impedance and Tjmax is the maximum allowed junction temperature of the MOSFET

Public Information

How to define CL_LO/HI/MX



The current limit curves for different soft-start time (Ta = 25° C)



Public Information



How to define CL_LO/HI/MX



Optimization for Electro-Thermal Instability

the drain current on temperature increase:

$$I_D(T_{jmax}) = I_D(T_a) + \alpha_T(T_{jmax} - T_a)$$

the junction temperature:

$$T_{jmax}(t) = T_a + \frac{R(t)V_{DS}I_D(T_a)}{1 - R(t)V_{DS}\alpha_T}$$

the condition for thermal instability:

$$\alpha_T \ge \frac{1}{R(t)V_{DS}} = \frac{1}{S}$$





Optimized Real Case





Conclusion

A 3-stage foldback current limit method was presented for hot-swap and E-Fuse ICs. This method included both of transient thermal characteristic and electrothermal instability considerations and achieved pseudo constant power control in linear mode operation of build-in MOSFET.

With the emerging of wide SOA MOSFET technology and high power 12/48V bus system in server/telecom, this method will have a wider application in the design of hot-swap and E-Fuse ICs.



Thanks you!



